Europäisches Patentamt
European Patent Office
Office suropéen des bravels



(II) EP 1 251 481 A2

(12)

3


CONTROL OF THE PARTY OF THE PAR

## **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 23.10,2002 Bulletin 2003/43 (51) Int CL7: G09G 3/32

- (21) Application number: 92998576.7
- (22) Date of filing: 16.04.2002
- (94) Designated Contracting States:
  AT BECK DY DE DK ES FIFR OS GRIE IT LILL
  WC NL PT SE TR
  Designated Extension States:
  ALLTLY MK RO B!
- (72) inventor: Koyama, Jun, e/oSemieonductor Energy Lab. Cc. Ltd. Ataugi-shi, Kanagawa 243-0036 (JP)
- (30) Priority: 20.84.2061 JP 2001121883
- (71) Appicant SEMICONDUCTOR ENERGY LABORATORY CO., LTD. Absugl-shi Kanagawa-kon 245-0096 (JP)
- (74) Representativo: Grünecker, Kinkeldey, Stockmeir & Schwanhäusser Anwakssozietät Sachmillenstrase 55 80636 München (DE)
- (54) Display device and method of driving a display device
- (57) Write in of lower significant bits of a digital vision asignal to a memory to eliminated by a memory controller of a signal control circuit in a display device during a second display mode in which the number of gray acets a reduced, as compared to a first display mode. Further, read out of the lower significant bits of the digital vision signal from the memory is also ediminated. The amount

of information of digital image algorate input to a source signal line driver circuit is rectuded. Corresponding to this operation, a display controller functions to make start pulses and clock pulses input to each offere circuit have a lower frequency, and writin particle and display periods of auto-frame periods participating in display are set longer.



ED 1251481A2

Partied by Joseph, 78001 PARCE (FR)

(Cont. next page)

EP 1 251 461 A2

Freme-Period F	e c	<del></del>	<del></del>
Sub-Frame Period SF	SFI		
Write in Period Ta			;
Display Period Ts	Tel	i	
Driving Voltage			
ight Emilling Element		1	1

2

#### BACKGROUND OF THE INVENTION

#### 1. Fleid of the invention

[5001] The present invention relates to a display device for displaying an image by inputting a digital video signal, in particular, the present invention relates to a display device having light emitting elements. Further, the present invention relates to an electronic equipment that tuess the display device.

#### 2. Description of the Related Art

[0062] A display device having a light emitting element disposed in each pixel which performs display of an image by controlling light emitted from the light emitting elements is excluded below.

[9003] The explanation throughout this epscification are used elements (CLEO elements) having a structure in which an organic conjournal layer for arritting light when an electric field is generated is sandwiched batteers an anode and a cathode, for the light emitting elements, but the present invention is not limited to this structure.

[0006] Further, the explanation within this epecification uses elements that utilize light emitted when making a transition from singlet excitons to a base sate (fittoreacence), and those that utilize light emitted when making a transition from triplet excitons to a base state 30 (charabtersesonce).

130051 Lavers such as hole injecting layers, hole transporting layers, light emitting layers, electron transporting levers, electron injecting layers can be given as organic compound layers. Light emitting elements basically are shown by structures in which an anode, a light emitting layer, and a cathode overlep in this order. In addition, structures such as a structure in which an anode, a hole injecting layer, a light emitting layer, an electron injecting layer, and a cathode are everlapped in this order, and one in which an anode, a hole injecting layer, a hole transporting lever, a light emitting lever, an electron transporting lever, an electron injecting layer, and a cathode are overlapped in this order may also be used. [0008] Note that the organic compound layers are not limited to laminate structures in which layers such as hole injecting layers, hole transporting layers, light emitting layers, electron transporting layers, and electron injecting layers are clearly separated from each other. That is, the organic compound layers may also have a structure having a layer in which the materials used for structuring hole injecting layers, hole transporting layers, light emitting leyers, electron transporting leyers, and electron injecting layers are mixed.

[0007] Further, any types of meterials of low molecuiar weight materials, high molecular weight materials, and intermediate molecular weight materials may be used as the OLED element organic compound layers. [9008] Note that, in this specification, the term inlear mediate molecular weight material indicates material having a molecularity equal to or less than 20, or those in which the length of the chelined molecules is equal to or less than 10 µm and which do not have sublimation properly.

[9009] A display devices is structured by a display and peripheral circuits for inputting signals to the display [9010]. The structure of the display is explained below. [9011] The display is structured by a source signal line driver circuit, a gate signal line driver circuit, and a pixel portion. The blystip portion has pixel signaled signal line driver circuit, and a pixel portion. The blystip portion has pixels disposed in a matrix.

shape.
[9012] Thin film translators (hereafter referred to as TFTs) are arranged in each pixel of the pixel portion. A method of placing two TFTs in each pixel and controlling light entitled from the 5gth amilting element of each pixel.

is explained. [9913] Fig. 7 shows a structure of a pixel portion of a

of display devices.

Golf 4] Source signal lines 61 to 8x, gate signal lines 61 to 6y, and electric power source supply lines V to 10 x are erranged in a pixtel portion 700, and x ool-turns and y rows (where x and y are natural numbers) of pixels are set to placed in the pixtel portion. Each pixel 4500 has a witching TFT 801, a driver TFT 802, a storage co-pactor 600, and light entitling element 804.

[0615] An enlarged view of one pixel of the pixel portion of Fig. 7 is shown in Fig. 8.

to [Oof 5] The pixel is attractived by one source signal line S of the source signal lines S 1 to Sx, one gate signal line S of the gate signal lines O 1 to Gy, one electric power source supply lines V 1 of the electric power source supply lines V 1 to Vx, the switching TTF 001, the offers TFT 8 802, the storage capacitor 805, and the light emitting siament 804.

goth 1 A gate electrode of the switching TFT 801 is connected to the gate signal line 8, and nor of a source region and e drain region of the switching TFT 801 is connected to the source signal line 8, white the other one is connected to a gate slectrode of the driver TFT 802 or to one electrode of the storage capacities 803. One of a source region and a drain region of the other TFT 802 is connected to the selectrod over source supply line V, white the other one is connected to an enode or a cathod or the light mitting element 804. The stocking owner source supply line V is connected to no end the two electrodes of the storage capacities 803, one of the two electrodes of the storage capacities 803, one of the two electrodes of the storage capacities 803, one of the switching TFT 801 are not connected.

(3016) The snode of the light emitting element 954 is returned to as a plus electrices, and the cathod the light emitting element. 804 is referred to as a plus electrode, within the specification for crasses in which the source region or the drain region of the other TET 802 is connected to the endos of the light emitting element 804. On the other hand, if the source region or the drain region or the drain endos of the drain endos of the drain endos of the drain endos of the drain engon of the drain endos of the cathods of the cathods of the drain endos endos

[0019] Further, an slectric potential imparted to the electric power source supply line V is referred to as an electric power source electric potential, and an electric potential imparted to the opposing electrode is referred to as an opcosing electric potential.

[0026] The switching TFT 80f and the driver TFT 800 may be oither p-channel TFE or r-channel TFE or r-channel TFE or r-channel TFE, and that the switching TFT 802 be a p-channel TFI, and that the switching TFT 801 be an o-channel TFT for crases in which the pixel electrode of the smith emitting element 804 is the smode. Conversely, its profusible that the diver TFT 802 be an n-channel TFT, and that the switching TFT 801 be a p-channel TFT, if the pixel electrode is the cathods.

[0021] Note that the storage capacitor 803 need not always be formed.

[0022] For exemple, a parasitio cospectance generally referred to as a gette capacitance is formed in overlapping regions for cases where there is an LDD region in which the n-channel TFT used as the driver TFT 802 is formed to as to everlap with a gate electrode through a gate insulating film. It is possible to actively use this personality capacities are actived as the provided of the driver TFT 802.

[0023] Operation during display of an image with the 30 aforementioned pixel structure is explained below, [0024] A signal is input to the gets signal line G, and the electric potential of the gate electrode of the switching TFT 801 changes, thereby changing a gate voltage. The signal is input to the gate electrode of the driver TFT 802 by the source signal line S, vie the source and drain of the switching TFT 801 which thus has been placed in a conductive state. Further, the signal is stored in the storage capacitor 803. The gate voltage of the driver TFT 802 changes in accordance with the signal input to the date electrode of the driver TFT 802, thereby placing the source and drain in a conductive state. The electric potential of the electric power source supply line V is imparted to the pixel electrode of the light emitting element 604 through the driver TFT 602. The light emitting element 804 thus emits light.

[8025] A method of expressing gray scales with pixels having such a structure is explained.

(0026) Giay scale expression methods can be roughyd kided into snalog methods and digist methods. Digital methods have advantages compared to analog methods, such as being geared to multiple gray scales. (9027) A digital gray scale expression method is tocessed unon-case.

[0028] A time gray scale method can be given as the digital gray scale expression method

[0029] A time gray scale driving method is explained in detail below.

[0030] The time gray scale driving method is a method of expressing gray scales by controlling the period that each pixel of a display device emits light.

[0031] If a period for displaying one image is taken as one frame period, then one frame period is divided into a plurality of subframe periods.

[9032] Turn on and turn off, nemely whether or not the light emitting element of each pixel is made to emit light or to not emit light, is performed for each subtrame peor rod. The period during which the light emitting element emits light in one frame period is controlled, and a grey scale for each pixel is expressed.

[6033] The time gray scale driving method is explained in detail using timing charts of Figs. 5.4 and 58. [9034] Note that an example of expressing gray scales using a 4-bit digital image signal is shown in Fig.

[9035] Note elso that Fig. 7 and Fig. 8 may be referred to regarding the structure of the pixel portion and the structure of the pixels, respectively.

structure or the prices, respectively.

[0056] in accordance with an external electric power source (not shown in the figures), the opposing shortic postential can be awthorded over between an electric potential on the same order as the electric postential or the same cross supply lines V1 to Vx. detective power source selectric power source selectric power source selectric power source supply lines V1 to Vx. do not order source supply selectric power source supply lines V1 to Vx. do not not selectric power source supply lines V1 to Vx. and not selectric power source supply lines V1 to Vx. and not selectric power source supply lines V1 to Vx. and not selectric power source supply lines V1 to Vx. and not selectric power source supply lines V1 to Vx. and not selectric power source supply lines V1 to Vx. and not selectric power source selectric power selectric

39 [0037] One frame period F is divided into a plurality of subframe periods SF1 to SF4.

[9039] The gate signed line G1 is selected first in the first subframe period SF1, and signisi image eignal is input from the source signal lines S1 to Sx to each of the pixels having the awitching TF1 sign viting gate electrodes connected to the gate signed line G1. The effort FF1 802 of each pixel is pixel of in an on state or an off-state by the input dignal image signal.

[0039] The term 'on state' for a TFT in this specification indicates that the TFT is in a state in which there is conduction between the source and the drain in accordance with a gate voltage. Further, the term 'off state' for a TFT indicates that there is a non-conductive state between the source and the drain in accordance with the gate voltage.

[0940] The opposing electric potential of the light omitting elements 804 is set nearly equal to the electric power source supply fixes V1 to Vx (electric power source electric potential) at this point, and therefore the light smitting elements 804 do not emit spit even even even the light even in pixel having their other YFF 80 in ea on

[0041] Fig. 5B is a timing chart showing operation when the digital image signal is input to the driver TFT 802 of each circle.

[9042] A sampling period in which a source signal line driver circuit (not shown in the figures) samples signals corresponding to each of the source signal lines are

Ę

shown by reference symbols 21 to Sx in Fig. 59. The sampled signals are output at the same time to at of the source signal files in a return period in the figure. The signals thus output are thus input to the gate slactrodes of the driver TFTs 802 in the pixels which have selected cate signals files.

[9043] The storementioned operations are repeated for all of the gate signal lines G1 to Gy, and a write in period Ta1 is completed.

[9046] Note that a period for write-in during the first 10 subframe period SF1 is called Ta1, in general, a write in period of a j-th sub-frame period SF] (where j is a netwer) are subject to a subject to the period SF.

[8046] The opposing electric potential changes when the write in period Tat is complete, so as to have an seatch potential difference from the electric power source electric potential on an order so that the light entiting element 804 will smill light. A display period Tat thus begins.

[0048] Note that the display period of the first subframe period SF1 is called Ts1, in general, a display period of the j-lh auto-frame period SF1 (where j is a natural number) is denoted by using a reference symbol Tej. [0047] The light emitting elements 800 of sech pixel are placed in a light emitting slate or a non-light emitting

state, corresponding to the input algred, in the display period Te1. [0048] As shown in Fig. 5A, the above operations are reseated for all of the subframe periods SF1 to SF4.

thereby completing one trame period F1. (0046) The longh of the display periods T4 to Ta4 of the authrame periods SF1 to SF4 are set appropriately here, and grey scaled are appressed by an accumulation of the display periods of the subframe period during which the light emitting elements 804 emit light. In other conds, the total amount of the turn on the within one

frame period is used to express the gray scales. [0080] A method of generally expressing 2<sup>n</sup> gray scales by inputting an n-bit digital video signal, is exbleined.

[0081] One frame period is divided into a sub-frame periods SF1 to SFn at this point, for example, and the ratios of the lengths of the displey periods Ta1 to Tsn of the sub-frame periods SF1 to SFn are set as as to be 13 to 13 2 m.m. Tan-fr 1 Tan a 20 m.2 fr a.m. 22 m.5 2 m.1 Note that the lengths of the write in periods Ta1 to Tan are all the same.

[6823] Within one frame period, the gray scale of the price in the frame period is distentined by finding the lotal of the display period Ta during which a light emitting state is a selected in the light emitting elements 804. For scample, if the triphinese for a case in which a placi emite light during all of the display period is taken to be 100% when n = 0, then a brightness of 1% can be serpressed if the place emits light in the display period and in the display period Tar. A 60% brightness can be expressed for cases it which the pixel emits light in the display period Tar. A 61%. The pixel emits light in the display period Tars, Take, and Tars. [0053] A circuit for inputting a signal in order to specimen beave-stated time gray saved driving method to the source signals fine driver circuit and the gate signal insert driver circuit and the gate signal insert driver circuit than the gate signal insert driver circuit than the gate signal insert to the display device are referred as signals within this specification. Note that the example explained here is their of a display device into which an n-het dicital video signal is within 1600 as legislay within an n-het dicital video signal is within 1600 as signal within 1600 as signal within 1600 as display the video signal is limited.

[0086] The display device is structured by: a display 1100 composed of a source signal line driver drout 1107, a gate signal tine driver clrout 1108, and a pixel person 1109; a signal control circuit 1101; and a display controller 1102.

[3088] The digital video signal is read in by the signal control clorust 1010, and the signal control clorust 1010, and the signal control clorust 1010 ordered a digital image signal (VD) to the display 1100. [3087] A signal commented for input to the display 1100 in the signal control clorust, the solidad digital video signal is referred to as the digital image signal within this separated signal within this specification.

(9058) Signate for driving the source signal line driver circuit 1197 and the gate signal line driver circuit 1108 of the display 1100 are input from the display controller

[0089] The structure of the signal control circuit 1101 and the structure of the display controller 1102 are excitated.

[0080] Note that the source signal line driver circuit 1107 of the displey 1100 is structured by a shift register 1110, an LAT (A) 1111, and an LAT (B) 1112. In addition, although not shown in the figures, circuits such as level shifters and buffers may also be formed.

[8081] The signal control circuit 1101 is structured by a CPU 1104, a memory A 1105, a memory B 1118, and a memory controller 1103.

[3082] The digital video signal input to the signal control clicult 1101 is input to the memory A 1105 through the CPU 1104.

[0985] In other words, the digital signal for each bit, corresponding to each pixel, in the digital video signal is input to the memory A 1106 and stored.

[0664] The memory A 1105 has a departy that is capable of storing the n-bit digital signal for all pixels of the pixel portion 1109 of the display 1100.

(0065) When one frame period portion of the digital aignet is stored in the memory A 1705, the digital signet for each bit is read out in order by the memory controller 1103, and then input to the source signet line driver circuit as the digital trace signet VD.

10088) The digital video lignate corresponding to the sext finame period is then though to the memory. By the sext finame period is then who to the memory B collection, through the CPU 1104, when read out of the digital elegans the digital video signal in the memory B begin. Similarly to the memory A 1105 the memory B 1105 also has a capeably that is opapile of storing the n-PK digital signal for all pixels of the pixel portion of the display device.

251 481 A2

[0087] The signal control circuit 1101 thus has the memory A 1105 and the memory B 1105, each of which is capable of storting one fireme period portion of the n-bit digital signal. The digital video signal is sampled using the memory A 1105 and the memory B 1106 atternately.

[0088] The signal control circuit 1101 for storing signals by using the two memories alternately, namely the memoriny A 1056 and the memory B 1106, is shown here. In general, however, memories capable of storing information corresponding to a plurality of traine portions are used. These immemories can be used alternately.

[0069] The structure of the memory controller 1103, used for controlling input of the digital video signal to, and read out of the signals from, the memory A 1106 and the memory B 1106 of the signal control circuit 1101, is explained using Fig. 11.

(0070) In Fig. 11, the memory controller 1103 is structured by a memory read/write control (hereafter referred to as memory FAV) cricuit 1202, a standard cacillator circuit 1203, a variable frequency divider circuit 1204, an x-ounter 1205a, a y-counter 1205b, an x-decoder 1208a, and a y-decoder 1205a.

[9071] Soh memories, namely the memory A and the memory B, of the aforementioned eignal control circuit are horselfst circuit produced and service memory. Further, the memory is structured by a plurality of memory eignenests, and the memory eignenests, are selected by using (x,y) addresses.

19072) Signais from the CPU 1104 are input to the standard oscillator circuit 1203. Signals from the standand oscillator circuit 1203 are input to the variable frequency divider circuit 1204 and converted to signals having an appropriate frequency. The signals from the variable frequency divider circuit 1204 select x addresses of the memory through the x-counter 1205s and the decader 1206s. At the same time, the signals from the variable frequency divider circuit 1204 select v addresses of the memory through the v-counter 1205b and the y-dacoder 1206b. In this way, the addresses of the memory (x, y) are selected. Furthermore, signals from the CPU 1104 are input to the memory R/W circuit 1202, and a memory RVW signal for selecting write in operation of the signal to the memory, or read out operation of the signal from the memory, is output,

[0073] Memory addresses for writing in, or reading tut, the digital signale are thus selected by the memory x address and the memory y address. Operations for write of the digital signal to, or read out of the digital signal to, or read out of the digital signal from the memory element selected by the address are performed in accordance with the memory PVM signals.

nai. [9074] Next, the structure of the display controller 1102 in Fig. 19 is explained below.

[0075] The display controller 1102 outputs signals such as start pulses (S\_SP, G\_SP) and clock pulses (S\_CLK, G\_CLK) to the source signal line driver circuit 1107 and to the gets signal line driver circuit 1108.

[0076] The structure of the display controller 1102 is explained using Fig. 12.

[9077] The display controller 1102 is structured by a standard clock generator droug 1501, a horizontal clock generator circuit 1303, a verticel clock generator circuit 1304, and en electric power source control circuit 1305 used for the light emitting elements.

[00798] A clock algosit 31 injul from the CPU 1104 is imput to the anatoric clock generator circuit 1301, and a standard clock is generator. The standard clock is injul to the host contact clock generator crows 1300 and to the vertical clock generator circuit 1504. Further, a torzontal period elignal 02 for determining a horizontal period elignal 02 for determining a horizontal period el injul riom the CPU 1104 to the horizontal clock generator circuit 1505, and the clock pulse S\_CLK and the standard control to the control of the standard control to the control the standard control to the control the control that of th

G\_SP used for the gate signal line driver oxcuit are output.

[0079] Fig. 10 will be referred to again.

[0080] The start pulse S\_SP and the clock pulse S\_CLX output from the slipple; controlled+1102 and output from the slipple; controlled+1102 and ead for the source signal fine ordiver cloud; are input to the alth register 1110 of the source signal fine driver cloud; 1107 in the dispolay 1100. Further, the start pulse G\_SP and the olcks/pulse G\_CLX used for the gaits signal fine driver circuit are input to the gate signal fine driver circuit 1108 of the displays 1100.

(1081) In the deplay controller 1102, the electric power source confroller circuit 1305 used for the light entitting element maniatains the electric potential of the oppositing electrode of the light entiting element of each when in the displays at the same belicitre potential as the electric power source electric potential during the write in period. Further, the electric potential during the write in period. Further, the electric power source controller circuit 1305 controls the electric potential of the opposing electrode so that it changes to have an electric powential difference, with respect to the electric powential difference, with respect to the electric pow-

source electric potential, on an order such that the light emitting element emits light, [0092] The display device thus displays an image,

[0083]. It is preferable that the display device have as sittle electric power consumption as possible here. Low electric power consumption is especially destrable if the display device is incomparated into a portable information device or the list to be utilized.

[0084] A method of suppressing the electric power consumption of the display device by reducing the number of gray scales during image display (the number of gray scales expressed) in the case in which a multiple gray scale display is not required, is proposed.

[0085] This method is explained in detail below using a liming chart of Fig. 9.

[0086] A display device, into which a 4-bit signal is input to thereby display 24 gray acales, is noticed. Gray scales are expressed by using only the most significant 1-bit signal (cigital signal) in accordance with a switching signal. A restrict of reducing the electric power consumption of the display device is explained here in an example.

[9087] A case of Inputting a 4-bit digital video eignal and sxpressing 2° gray scales is referred to as a first display mode, and a case of expressing two gray scales by using only the most significant 1-bit eignal is referred to as a second display mode.

(9088) Note their, in general, in the case of using an n-bit signal as the input digital video signal, the expression of gray scales using the n-bit signal is reterred to se the first display mode. The expression of gray scales using only in this of the signal (where m is a natural number less then a) from smong the n-bits is referred to as the second display mode.

[0039] Note that the first bit of the n-bit digital image signal is taken as the most significant bit, and that the n-bit is taken as the least significant bit.

(0090) In the second display mode, gray scales are expressed without using the signal corresponding to the lower bits of the digital image signal in the first display

(0091) One frame periodic divided into four sub-frame periode SF1 to SF4. The sub-frame periode SF1 to SF4 supress in order the sub-frame period corresponding to the most eignificant bit to the sub-frame period corresponding to the least significant bit, and appear in this order to structure one frame period.

[6088] In the first display mode, the grey scales are suppressed using all of the hipst 4-bit digital video signal, and therefore the signal input from the signal controller orioutly to the source signal line difver circuit is the same as the case of expressing grey scales using the 4-bit digital image signal. Further, the closic pluse S. CLK and the start pulse S. SP for the source signal line driver circuit which are outlined to the controller of the start pulse S. SP for the source signal line driver circuit which are outlined to the start pulse S. SP for the gate signal line driver circuit which are outlined to the start pulse S. SP for the gate signal line driver circuit which are outlined to the start pulse S. SP for the gate signal line driver circuit which are outlined to the start pulse S. SP for the gate signal line driver circuit which are outlined to the start pulse S. SP for the gate signal line driver circuit which are outlined to the start pulse S. SP for the gate signal line driver circuit which are outlined to the start pulse S. SP for the specific pulse signal line driver circuit which are outlined to the start pulse S. SP for the specific pulse S. SP for the specific

[9093] A method of driving the display device in the second display mode is explained below.

second display mode is explained below.

[8084] A timing chart showing the method of driving the display device in the aecond display mode is shown.

in Fla. 9.

(6088) Signels are input to easpective pixels in the first sub-framp period SF1. When the signels are input to all of the pixels, the appealing slectifor potential changes to have an electric potential disherance from the electric power source electric potential at the tight entiting owners out one electric potential are that the light entiting oldernate set ill, gift, The light entitting elements of off the pixels are thus placed in a light entiting state or a non-light entiting state.

[0888] Operations in the first sub-frame period are the same as the operations performed in the first display more

[0087] Next, the digital image algust is else similarly written to all of the pixels in the writte in period in the each of sub-freme period. Neverey: In the following display period, the electric potential of the opposing electrode does not change so as to have an electric pointful difference from the electric power acures electric potential difference from the electric power acures electric potential of the potential on the fitting elements of the potent end tight in the display period of the second sub-frame period regardless of the signals input to the pixels. This period is denoted as non-fiscilex.

is declared as non-veloper, igGOSE; Operations in the second auth-frame period are elmilarly repeated in the third sub-frame period and in the fourth sub-frame period to thus complete one frame period.

[0099] The period in which the pixels periorn display during one frame period is only the first sub-frame period. The number of times that the light entiting elements of the pixels emit tight can thus be lowered in the second display mode, and the selectric power consumption of the

depiny device can be roduced, [9100] In a conventional display device, each pixel of the display device dose not perform display in a profice except a sub-rame period which is correspondible or support bit in switching to a second display mode for preasing gray scales without using information of sevpreasing gray scales without using information of sevpreasing gray scales without using information of sevred to the second second second second second second second the second second second second second second device second second

to thereby continue the operation.

growing in the second display mode in which gray scale display is performed with a small amount of information, each of the drive crocibit repeat-odly performs exempling of the digital image signal, which is the same as sampling operations in the first display mode. Electric power is therether consumed for sampling, and there is a problem that the electric power consumption cannot be made smaller.

like are input to each driver circuit of the display device

101021 Furthermore, in the aub-frame periods except the sub-frame period during which display is actually performed, the pixels are all uniformly in a non-display state during which light is not emitted. There is therefore a problem that the proportion of the effective display period in one frame period is a small.

#### BUMMARY OF THE INVENTION

(\$193). An object of the present invention is to provide a deplay desice in which selectic power consumption is amail and in which the proportion that are effective deplay pended occupies per one ferme pende is included in the case of performing drive in which the number of previous cases agreed in reduced in the present invention is to provide a method of driving the claimly desired.

(0194) Write in of the lower significant bits of a digital

video signal to a memory is silminated by a memory controller of a signal control circuit in a display device during a second display mode as compared to a first display mode. Further, read out of the lower significant bits of the digital signal from the memory is also eliminated. Each driver circuit thus inputs a digital image signal with a reduced amount of information (a second digital image signal) to a source signal line driver circuit in comparison to a digital image signal in the first display mode (a first digital image signal). Corresponding to this operation, a display controller functions to produce start pulses and clock pulses each with a lower frequency which are input to each of the driver circuits (the source signal line driver circuit and a gate signal line driver discult). Write in pariods and display periods of the sub-frame periods par- 15 ticipating in display can thus be set longer.

[0195] A display device in which the electric power consumption is small and in which the proportion that an affective display ported occupies per one frame period is large, can thus be provided in accordance with 20 the above structure, as well as a mathod of driving the display device.

[0105] Structures of the present invention are discussed below.

[0187] In accordance with the present invention, a dispilay device is provided, in which:

one frame period is divided into a plurality of subframe periods:

Jurn on or turn off its parformed in this sub-frame pefords, and gray scales are expressed by the total amount of turn on time within the one frame period; there is a first diapley mode in which one frame period is chidad into a sub-frame periods (where a its a natural number), and a second display mode in 36 which core frame period is divided into m sub-frame periods (where m is a natural number foss then n).

[0108] In accordance with the present invention, a display device is provided, and the display device has:

e display; and

a display controller for supplying a clock signal,

wherein one frame period is divided into a plurality 45 of sub-frame periods,

whereis turn on or turn off is performed in the subframe periods, and gray scales are expressed by the total amount of turn on time within the one frame period

wherein the display controller supplies clock signate with different frequencies to the display in scoordance the number of cray scales expressed.

[0109] In accordance with the present invention, a displey device is provided, and the display device has a memory for storing one frame period of digital video sighals.

wherein the one frame period is divided into a piu-

rality of sub-frame periods,

wherein turn on or turn off is performed in the subframe periods, and gray scales are expressed by the total amount of turn on time within the one frame period, and

wherein the digital video signals stored in the memory are read out at different frequencies

[6110] In accordance with the present invention, a displey device is provided, and the display device has:

a display:

n display controller for supplying a clock signal; and a memory for storing one frame period of cigital vidso stands.

wherein one frame period is divided into a plurality of sub-frame period.

wherein turn on or turn off is performed in the subframe periods, and gray scales are expressed by the otal amount of turn on time within the one frame period, and

wherein the display controller supplies clock signels with different frequencies to the display in accordance with the number of gray scales expressed, and the digital video alignals stored in the memory are read out at different frequencies.

[0111] In accordance with the present invention, a display device is provided, and the display device has:

a display; and

a display controller for supplying a clock signal.

wherein one frame period is divided into a plurality of sub-frame periods.

wherein turn on or turn off is performed in the subframe periods, and gray scales are expressed by the total amount of turn on time within the one frame period.

wherein there is a first display mode in which the one frame period is divided into n sub-frame periods (where n is a natural number), and a second display mode in which the one frame period is divided into m sub-frame periods (where an is a natural number less than n), and

wherein the display controller supplies a clock signal with a different frequency to the display in the first display mode from in the second display mode.

[0112] In accordance with the present invention, a displey device is provided, the display device has a memory for storing one frame period of digital video signals, wherein the one frame period is divided into a plurality of sub-frame periods.

wherein turn on or turn off is performed in the subframe periods, and gray scales are expressed by the total amount of turn on time within the one frame period.

wherein there is a first display mode in which the one frame period is divided into n sub-frame periods (where n is a natural number), and a second display mode in which the one frame period is divided into m

sub-frame periods (where m is a natural number less than m); and

wherein the digital video signals stored in the memory are read out at a different frequency in the first display mode from in the second display mode. [0113] In accordance with the present invention, a dis-

play device is provided, the display device has:

a display:

a display controller for supplying a clock signal; and a memory for storing one frame period of digital vidso signals.

wherein one frame period is divided into a plurality of aub-frame periods.

wherein turn on or turn off is performed in the subframe periods, and grey scales are expressed by the total amount of turn on time within the one frame period,

wherein there is a first display mode in which the one frame period is divided into m sub-frame periods (where m is a natural number), and a second display mode in which the one frame period is divided into m sub-frame periods (where on is a natural number less than m; and

wherein the display controller supplies a clock signel with a different frequency to the display in the first display most from it the second display most, and the digital video signals stored in the memory are reed out at a different frequency in the first display mode from in the second display mode.

[0114] The display device may also be one in which the brightness during turn on it the sub-frame periods differs in accordance with the number of gray scales ex-

[8115] The display device may also be one in which st the brightness during turn on in the sub-frame periods display mode and the second display mode.

[0116] In accordance with the present invention, a display device is provided, the display device has a display

and a memory, wherein the display has a plurality of pixels,

wherein each of the plurality of pixels has a light amilting element, wherein doltal video signals are written to the

memory, wherein a digital image algoral is output to the dis-

play from the memory,

wherein one frame period is divided into a plurality of sub-frame periods,

wherein each of the plurality of sub-frame periods has a write in period for inputting the digital trings eignal to the plurality of pixels, and a display period for placing the light emitting elements into a light emitting state or a non-light emitting state in accordance with the digital image eignal input to the plurality of pixels during the within in pariod.

wherein display of an image is performed by

awitching between: a first display mode in which gray coalsa are expressed by using first bit to n-th bit signate (where a is a natural number) of the digital video signat; and a second display mode in which gray scales are avpressed by using first bit to m-th bit signate (where m is a natural number leas then n) of the digital video signat,

wherein the first bit to n-ih bit signate of the digital video signat are stored in the memory in the first display mode, and the first bit to the m-ih bit signate of the digital video signal are stored in the memory in the second display mode, and

wherein the write in period and the displey period of the sub-frame period corresponding to a t-bif (where it is a natural number less than ni) in the second displey mode are respectively longer than the write in period and the display period of the sub-frame period corresponding to a t-bit in the first displey mode.

[9117] In accordance with the present invention, a display device is provided, the display device has a display and a memory.

wherein the display has a plurality of pixels,

wherein each of the plurality of pixels has a light emitting element,

wherein digital video signals are written to the memory, wherein a digital image signal is output to the dis-

play from the memory, wherein one frame period is divided into a plumitiv

of sub-frame periods,
wherein each of the plurality of sub-frame periods
has a write in period for injusting the digital image signal
to the plurality of pinesia, and a display period for lighting
the light emitting elements into a light emitting state or
a non-light emitting atter in accordance with the display
image signal input to the plurality of pixels during the
write in period.

wherein deplay of an image is performed by withching between: a first dieplay mode in which gray scales are asynessed by using first bit to n-th bit signals (where a is a natural number) of the digits video signal, and a second dieplay mode in which gray senter are or presend by using first to m-th bit dignals (where in a catural number less than n) of the digital video signal,

natures number less than n) of the digital video signal, wherein n sub-frame periods exist in the lifst display mode,

wherein the ratio of lengths of display periods Ta1 to Tan which the n sub-frame periods respectively have to 20: 2-1: 2-(n-2): 2-(n-1).

wherein m sub-frame periods sxist in the second display mode,

wherein the ratio of lengths of display periods 1st to Tem of the which the m sub-frame periods recredityby have is 20 (21) 2 (m1).

wherein switching takes places between the first display mode in which the first bit to the n-th bit elignats of the digital video elignal are stored in the memory, and the second display mode in which the first bit to the mbit elanale of the digital video elignal are stored in the memory, and

wherein the write in period and the display period of the sub-frame period corresponding to a 1-bit in the second display mode are respectively longer than the write in period and the display period of the sub-frame 8 period corresponding to a 1-bit in the first display mode (where 1 is a natural number fees than m).

[0118] The display device may also be one in which the sectric potentiel of the opposing electrode to the light entiture gleenant to changed so that the brightness of light amistin from the light entiting element is of light amisting element in significant entiting settlement in system of light entiting settlement in system of light entiting state becomes less in the display peried corresponding to the tibil in the econor display mode, and that his his the display peried corresponding to the tibil in the first display mode.

[0119] In accordance with the present invention, a display device is provided, the display device has a signal control circuit, a display controller, and a display.

wherein the display has a source signal line driver circuit, a gate signal line driver circuit, and a plurality of pixels,

wherein each of the plurality of pixels has a light emitting element,

wherein the signal control circuit has a CPU, a mamory, and a mamory controller.

wherein the display controller inputs a clock pulso for the source signal line driver circuit and a start pulse for the source signal line driver circuit to the source signal line driver circuit, and imputs a clock pulse for the gate signal line driver circuit and a start pulse for the gate signal line driver circuit to the gate signal line driver circuit.

wherein digital video signals are written to the memory.

wherein a digital image signal is output from the 34 memory to the display,

wherein one frame period is divided into a plurality of sub-frame periods,

wherein each of the plurality of sub-frame pariods has a write in period of reputrilip he digital image elphal 40 to the plurality of pixels, and a display period for pixeling the light emitting elements into a light emitting state or a non-light emitting state in accordance with the digital image signal input to the plurality of pixels during the write in period.

wherein display of an Imago is performed by witching between a first display mode in which gray scales are expressed by using lirat bit to n-th bit signals (where n is a natural number) of the displat yideo signal, and a second display mode in which gray scales are expressed by lirat to a m-bit signals (where m is a natural number less then n) of the digital video signal.

wherein, in the littel display mode, the memory controller writes the littel bit to -th-bit of the digital video signal to the memory from the CPU, and further, outputs so the digital video signal written into the memory to the source signal kine driver circuit as the digital image signal will be driver circuit as the digital image signal kine driver circuit as the digital image signal.

wherein, in the second display mode, the memory controller writes the first bit to m-bit of the digital signal to the memory from the CPU, and further, outputs the digital video signal written into the memory to the source signal water driver circuit as the digital image stans, and

wherein the display controller lowers frequency of each of the clock pulse for the acures signal line driver cheult, the start pulse for the source signal line driver cheult, the clock pulse for the gate signal line driver chill, and the start pulse for the gate signal fine driver chill, and the start pulse for the gate signal fine driver cheult in the second display mode compared to those in the first display mode.

[0120] The display device may also be one in which:

15 the display controller has a variable frequency divider circuit;

> a gray scale controller signal is input to the variable frequency divider circuit; and

frequency of each of the clock pulse for the source signal line driver clorult, the start pulse for the source signal line driver clorult, and other pulse for the gate signal line driver circuit, and the start pulse for the gate signal line driver circuit are made lower in the second display mode compared to those in the first display mode.

[0121] The display device may also be one in which:

the display controller has an electric power source controller circuit used for the light emitting element; and

the electric potential of the opposing electrods of the light entiting element is changed so that be brightness of light entitled from the light entiting element in a light entiting state becomes less in the display period corresponding to the 4-bit in the entities of the element of the element of the element our expending to the 4-bit in the first display mode (where t is a natural number less than m).

[0122] The display device of the present invention may be used in video cameras, DVD playback devices, television receivers, heat mounted displays, portable information terminals, personal computers, and the like.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0123] In the accompanying drawings:

Figs. 1A and 18 are diagrams showing timing charts for a method of driving a display device of the present invention:

Fig. 2 is a diagram showing a structure of a mamory controller of the display device of the present invention:

Fig. 3 is a diagram showing a structure of a display controller of the display device of the present invention:

Fig. 4 is a clock diagram showing a structure of the display device of the present invention; Figs. 6A and 6B are diagrams showing liming charts

for a time gray scale driving method; Fig. 6 is a block diagram showing the structure of

the display device of the present invention;
Fig. 7 is a diagram showing a structure of a pixel portion of the display device:

Fig. 6 is a diagram showing a structure of a pixel of the display device;

Fig. 9 is a diagram showing a timing chart of a conventional method of driving a display device

Fig. 10 is a block diagram showing a structure of the conventional diagram device;

Fig. 11 is a diagram showing a structure of a memory controller of the conventional display device; Fig. 12 is diagram showing a structure of a display controller of the conventional display device;

Figs. 13A to 13C are diagrams showing a method of seating a light emitting element of the display device of the present invention;

Figs. 14A to 14F are diagrams showing electronic equipment of the present invention; Fig. 15 is a diagram showing a structure of a source

eignal line driver circuit of the display device of the present invention; and Fig. 16 is a diagram showing a structure of a gate

Fig. 16 is a diagram showing a structure of a gate signal line driver clrouit of the display device of the present invention.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0124] An embodiment made of the present invention is explained,

[0136] Timing charts for a method of driving a display device of the present invention are shown in Figs. 1A

191891. A display device into which a 4-bit digital video aignal is input, is focused upon in Fige. 13 A and 18. A 4-bit digital image aignal is input to a display to perform display of an inrage in first display mode. In a second display mode, a gray acatile is expressed by a 1-bit digital image aignal, using only the most significant one bit of the digital video signal. Although an exemptle is explained in the embodiment mode using the dore bits of the digital video signal. Although an exemptle is explained in the embodiment mode using the aforementioned case, a display device of the present invention is not limited to this case.

street or the search of the property of the pr

vention can also be applied to such a case.

10128; Further, a display device into which n-th: bit gives all video signal is input (where is a natural number) is more generally focused upon. In the first display mode, the n-th bit digital image signal is input, and it is possible to exprese w gray aceties (where w is a natural number). On the other hand, up gay sceles (where is a natural number). On the other hand, up gay sceles (where is a natural number amalier than w) are expressed in the second display mode by using a sub-frame periode (where is is a natural number of the natural numb

less than n) in accordance with switch-over operation.
The present invention can also be applied to such a
to case.
[9129] A timing chart in a case of the first display

[9129] A timing chart in a case of the first display mode, in which the 4-bit signal is input and 24 gray scales are expressed, is shown in Fig. 1A. [0130] Each pixel is selected to be in a light emitting

state or in a non-light emitting state in a display period in each of sub-frame periods SF1 to SF6 structuring one frame period. An opposing electric potential is set to be nearly the same sea an electric power source electric potential during write in periods, and ic hanged in the of play periods so set to have an electric potential difference from the electric power source electric potential an accient that light emitting elementar will emit light.

[0121] These operations are similar to the conventional example, and a detailed explanation is therefore

[6132] A liming chart in a case of the second display mode for expressing gray scales using only the most significant one bit signal is shown in Fig. 18.

[0183] Compared to the first display mode shown in Fig. 1A, the write in period and the display period are set longer, and one frame period roughly corresponds to a first sub-frame period.

[0134] The structure of a display device for performing the aforementioned driving operations is explained be-

[0135] A block diagram of the display device for performing the above operations is shown in Fig. 4 and Fig.

[0136] The display device is structured by a signal on ontrol discult 101, a display controller 102, and a display 100.

[0137] The display controller 102 supplies a start pulse SP and a clock pulse CLK to the display 100. [0138] The signal control clicuit 101 is structured by a CPU 104, a memory 8 105, and a

memory controller 103.

[0139] An example of a display device is shown in Fig.

tho which the 4-bit digital video signal is input, and
which expresses gray scales using the 4-bit digital im-

Fig. 2. The second service services are services as the second services are services as the first display mode. The memory A 105 is structured by memories 105\_1 to 105\_4 for storing a first bit to a found bit, respectively, of the display video slonel. Similarly, the memory B 106 is structured by

memories 106\_1 to 108\_4 for storing a first bit to a fourth bit, respectively, of the digital video signal. The memories corresponding to each bit of the digital signal each have a plurality of memory elements capable of storing one bit of the signal as many as the number of pixels structuring one sureen.

[0140] In general, the momory A is structure by memories 106, 10 of 50, n for storing a first bit to a n-h bit of information, receptively, in a display device which is capable of expressing gray scales by using an an-h bit digital image signal. Similarly, the memory B is structure by memories 100, 1 to 100, n for storing the first bit to the n-h bit of information, respectively. The memories corresponding to each bit of information each lave a capacity that it capable of storing one bit of the signal as many as the number of pixels situativing one screen. [0141] The structure of the memory controller 103 of Fig. 4 is shown in Fig. 2.

[0142] The memory controller 103 is structured by a grey scale limiter circuit 201, a memory F/W olscuit 202, a standard osciliatro circuit 203, a variable frequency divider circuit 204 an x-counter 205a, a y-counter 205b in Fig. 2.

an x-decoder 205a, and a y-decoder 205b in Fig. 2.

[0148] The above-described memory A and the memory B are both taken together and denoted as memory. Furthermore, the memory is structured by a plurality of memory stements. The memory elements are selected by using (x,y) addresses.

[0144] A signal from the CPU 104 is input to the memory RVW circuit 202 through the gray scale limiter circuit 30 201. The gray scale limiter circuit 201 inputs the signal to the memory R/W circuit 202 in accordance with either the first display mode or the second display mode. The memory R/W circuit 202 selects whether or not to write the digital video signal corresponding to each bit into the 35 memory, in accordance with the signal from the gray scale limiter circuit 201. Similarly, the digital signal written into the memory is selected in read out operation. (0145) Further, the signal from the CPU 104 is input to the standard oscillator circuit 203. A signal from the standard oscillator circuit 203 is input to the variable frequency divider circuit 204, and converted to a signal with a suitable frequency. A signal from the gray scale limiter circuit 201 is input to the variable fraguency divider circult 204, in accordance with either the first display made or the second displey mode. Based on the input signal, a signal from the variable frequency divider circuit 204 selects the x-address of the memory, through the xcounter 205e and the x-decoder 206e. Similarly, a signal from the variable frequency divider circuit 204 is input to the y-counter 205b and to the y-decoder 206b, and selects the y-address of the memory.

[6146]. The amount of information for the eignal written into the memory and for the eignal (digital image eignal) output from the memory, taken from the digital wideo signal input to the eignal controller circuit, can be controlled by using memory controller 103 with the above attrocture in the case where high level gray scale display is not

necessery. Further, the frequency for reading out the signal from the memory can be changed.

[0147] The above describes the memory controller 103.

5 [0148] Further, the structure of the display controller 102 in Fig. 4 is explained.

[0149] Fig. 3 is a diagram showing the structure of the display controller of the present invention.

[9150] The display controller 102 is structured by a a standard clock generator circuit 301, a variable frequency divider circuit 302, a horizontal clock generator circuit 303, a vertical clock generator circuit 304, and an electric power source 305 used for the 8tht emitting ele-

merits.

§ 09151] A clock signal 31 input from the CPU 104 is input to the standard clock generator clocul 801, and a standard clock generator Textuel 801, and a standard clock is generator. The standard clock is giput to the hortzontal clock generator circuit 803 and to the varical clock generator circuit 804, through the veriable frequency divider circuit 302. A gray scale centrol signal 914 is input to the variable requiremy divider circuit 302.

cordence with the gray scale control signal 34.
[0152] The extent that the frequency of the standard of clock is changed in the variable frequency divider circuit 302 can be suitably determined by the operator. This is because the auth-frame periods in the first display mode, which are corresponding to the bits participating in the

The frequency of the standard clock is changed in ac-

which are corresponding to the bits participating in the expression of gray scales in the second display mode, differ in accordance with their occupied proportion to one frame parted.

[9153] In other words, bit the second display mode, the sub-frame period are could within one frame period are out with respect to the first display mode. With the present invention, the effective display period within one frame period is set longer even in the second display mode, and therefore the standard clock frequency is changed in the writible frequency fulfed rectual 302. The percentage of the change in the frequency can be determined in accordance with the proportion of bits removed.

[9154] Further, a harbotontal period signal 32 which determines a harbotant period is junut to the horbotant clock circuit 903 from the CPU 104, and the clock pulse S\_CLK and the start pulse S\_SP for the source signal line driver clocuit are output. Similarly, a various period signal 33 which determines a vertical period is input to the vertical clock circuit 904 from the CPU 104, and the clock pulse Q\_CLK and the start pulse Q\_SP for the paste signal fine of dever circuit is no substit.

Ø [0155] The above explains the depley controller 10.2 (1918) The displey device of the present invention thus estimates read out of the lass eignificant when of the signal own the memory in the memory controller of the signal controller colour during the second display mode. Further, the frequency for reading out signals from the memory is made smaller. Corresponding to these operations, the display controller lowers the frequency of the sampling outset.

CLK input to each of the driver choults (the source signal fire driver cloudt and the gate signal fire driver cloud), and inegthers the write in period and the display period of the sub-frame period for expressing the image.

or in a sub-reame perior or expressing in single. [IBT07] For example, one frame period is divided into four sub-frame periods is the first display mode. With the ratio of the display periode 7.1, R2, Ts3, and T64 of the respective sub-frame periods set to be 2°: 2°1. "3. display device for expressing 2° gray scales using a 4-bit digital image signal is considered. For simplicity, the lengths of the display periods T81 to T64 of each sub-frame period are taken to be 8, 4, 2, and 1, respectively. Pirther, the lengths of the write in periods T81 to T64 of each sub-frame period are taken to be 1. Terhermors, a case of expressing gray scales using the most aignificant bit of the signal in the second display mode is considered.

[0158] The occupied proportion per one frame period by the sub-frame period in the first display mode, that corresponds to the bit participating in grey scale expression in this second display mode, becomes 9/19.

[0189] In other words, the sub-frame period persicipaling in gray scale expression in the second display mode is the sub-frame period (denoted by the reference symbol SF1) corresponding to the most significant bit. The occupied proportion per one frame period by SF1 in the first display mode is 9/19.

[0180] If the structure of the present invention is not used, for example, as a case of using the conventional driving method shown in Fig. 8, 10/19 of one frame period becomes the period which is not participating in dis-

[0143] On the other hand, in accordance with the structure of the present invention, the frequency of the clock signal or the like input to each driver circuit at the sidesleys is changed in the accord displays made, and the write in period in the accord displays made. And the write in period in the first display made. Similarly, the display period is also set to have a length that is 190 times that is 190 times the length of the write in period in the first display made. Similarly, the display period is also set to have a length that is 190 times the length of the display product first of 40 the sub-frame period SFI which is corresponding to the most significant bit in the first displays made. The sub-frame period SFI can thus be made to coursy one frame period. The periods which do not participate in display during one frame period can thus be reduced in the sec-do collapsia.

[0162] In general, a display device which has a first bit to a n-th bit signed (where n is a natural number), and has a second display made for expressing gray scales using the first bit to a n-th bit signed (where n is a natural number), and has a second display made for expressing gray scales using the first bit to a n-th bit signed (where m is a natural number less than n) is focused upon.

(0393) The occupied proportion per one frame period by the sub-frame periods in the first display mode, that correspond to the bits participating in gray acide expression in the second display mode, becomes 1/q (where is a number greater than 1).

[0164] in other words, a case, in which the occupied

proportion per one frame period by the sub-frame periods corresponding to the first bit to the much bit is 1/q (where q is a number greater than 1) in the first mode, is considered.

§ [0188] In a sub-frame period corresponding to a t-th bit in the second display mode (where t is a natural number less then or equal to m), the frequency of each signal (such as clock pulses and start pulses) input to each driver circuit of the display (the source signal line

10 driver circuit and the opte signel line driver circuit is changed to be /ft lines its original value, and exhaps the part of the size of the size of the size of the vertex in part of with a length that is q times the tength of the write in part of or the size of t

[9166] The display period per one frame period of the light emitting element can thus also be made increased in the second display mode.

(8147] Therefore, in the second display mode, the brightness of the light artilling element selected to be in a light emitting state in the display period of the subframe period corresponding to the most significant bit can be mede amalier companed to the brightness of the light emitting element selected to be in a light emitting attain in the display period of the sub-frame period corresponding to the most significant bit in the first display mode. Consequently, the votinge applied between an anode and a cathode of the light emitting element can be set lewer in the display second with the second dis-

pley mode. [9168] A method of changing the voltage applied between the enode and the cathode of the light emitting element in accordance with the display mode, is extisined.

[0189] During the write in period, the electric power source control circuit 305 in Fig. 3 used for the light emitting element maintains the electric potential of the opposing electrode (pagosing electric potential) of the light emitting element at an electric potential which is nearly the same as the electric power source electric potential. in the display period, the electric potential of the deposing electrode of the light emitting element is controlled so as to have an electric potential difference from the electric power source electric potential to an extent that the 8ght amitting element will amit light. The gray acrets control signel 34 is also input to the electric power source control circuit 306 here. The electric potential of the appealing electrods of the light emitting element is thus changed in order that the voltage applied between both electrodes of the light emitting element becomes smaller by an emount that the light emitting period for the light emitting element becomes longer.

[0170] In general, a case is considered, in which the

display partied of a euch-frame period corresponding to the bit bit in the second display mode (where t is a natural number less that or equal to m) is set to have a length that is a times the length of the display period of the sub-frame period corresponding to the this bit is the first display mode (where q is a number larger than 1). The brightness of the light entiting element elected to be in a light entiting state in the sub-frame period corresponding to the 4-th bit in the second display mode can be set equal to 1/q imms the brightness of the light entitle selected to be in a bight entitle selected to be in a light entitle glatte in the sub-frame period corresponding to the 5-th bit in the first disease.

(0171) The voltage applied between both the electrodes of the light emitting element can be made smaller in the second display mode, and therefore stress on the light emitting between titue to the applied voltage can also be made smaller.

[9172]. Note that eithough the display device shown is one which switches between the first display made and 20 the second display mode, the present invention can also be applied to a case in which, in addition to the first display mode and the second display mode, at least one more mode in which the number of gray scales oxpressed is chemped are additionally establehad, and display is performed by switching between the plurality of modes.

[0173] Pixels with the structure shown in Fig. 6 in the conventional example can be used here to structure the pixel portion of the display of the display device according to the present invention. Further, pixels with another known structure can also be freely used.

[0174] For example, the following two types of pixels can be applied. The first type is a pixel in which the brightness of a light emitting element is determined by setting the voltage applied between the anote and the setting the voltage applied between the anote and the exitting the voltage applied between the anote and the exitting the voltage applied between the anote and the exitting element. The pixel with the extructure shown in Fig. 8 conneaponds to this type. The second type is a pixel in which the brightness of the light emitting element (10178) Furthermore, directly swith known structures can be freely used for the source signal time driver circuit and this gate signal files of the rectual of the display of the display device according to the present invention.

capsay device according to the present invention. (0176) In addition, it is also possible to epply the present invention not only to a display device using OLED elements, but also to self-light emitting type display devices using FDPs, PDPs, and the like as light emitting elements.

## Embodiments

[0177] Embodiments of the present invention are explained below.

#### [Embodiment 1]

[0178] An example of the structure of a source signal line driver circuit of a display device according to the present invention is explained in Embodiment 1.

[0179] Fig. 15 shows an example of the structure of a source signed line driver circuit.

[0189] The source signal line driver crimuit is structured by a shift register, as camping direction swinging or circuit, an LAT (A) and an LAT (B). Note that, although only an LAT (A) portion 251 and an LAT (B) portion 2618 which are corresponding to one of outputs from the shift register are shown in Fig. 15, the LAT (A) and the LAT (B) corresponded only the outputs from the shift of the couples from the shift of the company of the couples from the shift of the couples from the co

register using a similar structure. [6161] A shift register 2601 is structure clocked inverters 2602 and 2603, an inverter 2604, and a NANO 2607. A start pulse S\_SP for the source signal line driver circuit is input to the shift register 2601. By changing the state of the clocked inverters 2502 and 2603 between a conductive state and a non-conductive state in accordance with a clock pulse S. CLK for the source signal line driver circuit and an inverted clock guise S CLKB for the source signel line driver circuit which has an inverse polarity to that of the clock pulse S\_CLK, sampling pulses are output in order from the NAND 2807 to the LAT (A). f01821 Further, the scenning direction switching circult is structure by a switch 2605 and a switch 2606, and works to switch the approxima direction of the shift reaister between left and right directions. In Fig. 15, the shift register outputs sampling pulses in order from the left to the right in the case in which a left and right switching signal L/R corresponds to a Lo signal. On the other hand, if the left and right switching signal UR is a Hi signal, then sampling pulses are output in order from the

right to the left.
[0183] Each stage of an LAT (A) 2513 is structured by clocked inverters 2514 and 2515, and inverters 2516

[0184] The term "each stage of the LAT (A)" denotes an LAT (A) for taking in an image signal input to one source signal line here.

101651 A digital image stonal VD output from the signal control circuit explained in the embodiment made is input in p divisions (where p is a natural number) here. That is, signals corresponding to output to a source slonei lines are input in parallel. If a sempling pulse is input at the same time to the clocked inverters 2614 and 2615 of a stages of the LAT (A) 2612 through buffers 2003 to 2611, then the respective input signals in a divisions are sampled simultanequally in p stages of the LAT (A) 2512. \$0186) A source signal line driver circuit 2606 for outputting signal currents to x source signal lines is explained here, and therefore x/p sampling pulses are output in order from the shift register per one horizontal period. The p stages of the LAT (A) 2613 simultaneously sample the digital image signals which are corresponding to output to the p source signal lines in apporriance with each sampling pulse.

(0187) A read in method, in which the digital image aignais thus input to the source eignals line driver clicuit are divided into partiels eignate of a phases and the p digital images eignate are taken in by using one sampling pulse, a referred to as p-division drive in this especification.

[9186] A mergin can be given to the sampling of the shift register in the source signal line driver clouit by performing the shove-stated division drive. The reliability of the display device can thus be increased.

(5/496) When all of the algnetic for one horizontal period are input to each stage of the LAT (A) 2813, a latch pulse LP and an inverted faitch pulse LP are input, and tho pulse LP and an inverted faitch pulse LP are input, and tho eighals input to each stage of the LAT (A) 2613 are all output simultaneously to each stage of the LAT (3) 2619. [1696] Note that the term "each stage of the LAT (8) 27 used here denotes an LAT (B) circuit to which the signal from each stage of the LAT (A) is inout.

[0191] The LAT (5) 2619 is structured by clocked inverters 2820 and 2621, and inverters 2822 and 2623. The signal output from the LAT (A) 2813 is stored in the LAT (B) and at the same time is output to each of source signal times 51 to 5x.

[0192] Note that, although not shown in the figures, cliquits such as level shifters and buffers may also be suitable formed.

[0183] Signals such as the start pulse S\_SP and the clock pulse S\_CLK, kiput to the shift register, the LAT (A), and the LAT (3), are input from the display controller shown in the ambediment mode of the present invention.

[0154] With the present invention, operations for inputing a cigliet image signal with a small number of bits to the LAT (A) of the source signal line driver circuit are parformed by the signal controller circuit. At the semitime, operations for reducing the frequency of the clockputes S\_CUX, the start pulse S\_P, and the life, but to the ability register of the source signal line driver circuit, are performed by the display controller.

(9198) Operations for sempling the digital image eigmal by the source signal line driver clicuit cent thus be reduced in the second display mode, and the electric power comsumption of the display device can be cuthed. 45 (9189) Note that the source signal line driver clrouit of the display device according to the present invention is not limited to the structure of the source signal fire driver clrouit of Embodiment 1, and that source signal line driver or clrouits with known structure can also be freely used.

#### (Embodiment 2)

[0197] An example of a structure of a gets signal line driver drouk of a display device according to the present invention is assistant in Embodiment 2.

[0186] The gate signal line driver circuit is structured by a shift register, a scanning direction switching circuit, and the like. Note that, although not shown in the figure, circuits such as level shifters and buffers may also be suitably formed.

[0199] Signale such as a start pulse G\_SP and a clock pulse G\_CLK are input to the shift register, and a gate signal line selection signal is output. FD200] The structure of the gate signal line driver oir-

[8200] The structure of the gate signal line driver oir out is explained using Fig. 16.

[0201] A shift register 3801 is structured by clocked invertiers 3802 and 3803, an inverter 3804, and a NAND 3807. The start pulse G\_FSP is input to the wifit register 5801. By changing the state of the clocked invertees 5802 and 3803 between a conductive state and a nonconductive state in accordance with a clock pulse

conductive state in accordance with a clock pulse 5 G.CuK and an inverted clock pulse G. CuKB which has a liveres potently to the clock pulse 3 CuK. sampling pulses are output in order from the NAND 3607.

[9302] Further, the scanning direction switching direction switching direction south attractive by a switch 8505 and a switch 85050, and for such 85050, and for such

25 hand, if the left and right switching signal U/O is a Hi signal, then sampling pulses are output in order from the right to the.

19339] The sampling pulses output from the shift repiter are input to a NOR 3809, and operation is performed in order that have been supported by the sample of the sample

[0804] Note that, although not shown in the figure, level shifters and buffers may also be formed as appropriete.

[0208] Signess such as the start pulse G\_SP and the lock pulse G\_CLK input to the shift register are input from a display controller shown in the embodiment mode.

[0206] With the present invention, operations to reduce the frequency of the clock pulse G\_CLK, the start pulse G\_SP, and the like, input to the shift register of the gate signal fine driver circuit, are performed by the display controller in the second display mode.

[0207] Sempling operations of the gate signel line driver circuit can therefore be reduced, and the electric power consumption of the display device can thus be curbed, in the second display mote.

[0208] Note that the gate signal line driver circuit of the display device according to the present invention is not limited to the structure of the gate signal line driver cloud of Embodiment 2. Gate signal line driver circuits with known structures can be freely used.

[0209] It is possible to freely combine Embodiment 2 with Embodiment 1.

#### (Embodiment 3)

[0210] In this embodiment, a method of sealing the display device of the present invention is described with reference to Figs. 13A to 13C.

[9211] Fig. 13A is a top view of a display device, Fig. 13B is a sectional view taken along a line A-A' of Fig. 13A, and Fig. 13C is a sectional view taken along a line B-B' of Fig. 13A.

[9212] Å seal member 4008 is provided as as to surround a pixel portion 4002, a source signal line direccioux 4003, and first and second gets signal line drivercirculas 4004s and 4004b, which are provided on a substrete 4001. Further, a seeding member 4008 is provided over the pixel portion 4002, the source signal line divercircula 4003, and the first and the second gets elapsal line driver circulas 4004a and 4004b. Thus, the pixel portion 4002, the source signal line driver circuit 4002, and the first and 4004b are sealed with a filler 4216 and by the substrate 4001, the seal member 4009, and the sealing member 4008.

(9213) Further, the pixel portion 4002, the source signel line driver dirout 4003, and the first and the second gate signal fine driver circuits 4004e and 4004b provided on the substate 4001 include a pitratilly of TFTs. Fig. 138 typically shows driving TFTs (there, an n-channel TFT and a p-channel TFT are shown) 4201 included in the source signal fine driver circuit 4003 and a driving TFT 4022 included in the pixel portion 4002, which are sourced on an under till 4010.

10214) In Erricolment 3, the p-channel TFT or the nchannel TFT fabricated by a welk-known method are used as the driving TFTs 4201, and a p-channel TFT fabricated by a well-known method is used as the driving 37 FT 4202. The storage capacity (not libusirated) connocted to the gate of the driving TFT 4202 is provided in the bickle plotin 4002.

[9215] An interleyer Insulating film (flattening film) 4301 is formed not the driving TFR 4201 and the driving TFF 4202, and a pixel electrode (anode) 4203 electriccally connected to a chain region of the driving TFF 4202 is formed thereon. At rensparent conductive film hawing a high work function is used as the pixel electrode 4203. A compound of indium oxides and zinc oxide, zinc oxide, jim oxide of indium oxides and be used for the transparent conductive film. Further, the transparent conductive film added with oxilian make so used.

[9219] An insulating lifter 4302 is formed on the pixel electrode 4203, and an opening portion is formed in the insulating film 4302 ever the pixel electrode 4203. In this opening portion, an originate compound layer 4204 is offered on the pixel electrode 4203. A well-known organic material or inorganic material ean be used for the organic compound 4204. Although the organic metarial includes a low molecular system (monomer system) and high molecular system) and high molecular system (pixel with missing the firm and the missing system) and high molecular system (pixel was system) and the missing system (pixel was system) and high molecular system) of the missing system (pixel was system).

#### be used

19217] As a formation method of the organic compound beyer 4204, a well-known evaporation technique or coating technique may be used. The attracture of the organic compound leyer may be a larimate structure obtained by freely combining a hole injection larger, a hole transfer layer, a light emitting jayer, an electron treasfer layer, or a single layer.

etracture. 100 [9218] A cathode 4205 made of a conductive film (typically, a conductive film containing aluminum, copper or silver as its main ingredient, or a laminate film of those and another conductive films) having a light shielding property is formed on the proenic compound lever 4204. it is desirable that moisture and oxygen existing on the interface between the cathode 4205 and the organic compound layer 4204 are removed to the utmost. Accordingly. It is necessary to make such contrivence that the grounic compound lever 4204 is formed in a nitragen or rare gas atmosphere, and the cathode 4205 is formed while the organic compound layer is not exposed to exygen or moisture. In this embodiment, a multi-chamber system (cluster tool system) film forming apparatus is used, so that the film formation as described above is enabled. A prodetermined voltage is applied to the cathade 4205.

tige 4co.

[[219] In the manner as described above, a light emiling element 4303 constituted by the pixel electrode (anode) 4203, the organic comproval sayer 4204, and the cathode 4205 is formed. Then, a protection film 4206 is formed on the Insulating film 4302 s a set to cover the sight emiling element 4303. The protection film 4206 is effective to prevent expgen, maisture and the like from penetrating from the light emiling element 4303.

9 (0220) Reference numeral 4005a designates a trawing wiring line connected to a power aupply line and is electrically connected to a source region of the driving FTF 4222. The drawing wiring line 4005g passes, between the soal member 4008 and the substrate 4001 and is electrically connected to an FPO wiring list 40101 landuade in an FPO 4000 through an anisotropic conductive film 4000.

(9221) As the sealing member 4009, a glass member, a metal member (typically, a sishilaes member), a ce45 mind member, or a plastic member (including a plastic film) can be used. As the plastic member, are FPR (poly-viny) fluorida) film, a Nylar film, a polyester film or an accyl resish film can be used. Further, a sheet having such a structure of the plastic film or an accyl resish film can be used. Further, a sheet having such a structure that an atuminum foll is interposed between PVF films or NVIAF films

[0222] However, in the case where the radiation direction of light from the light emitting element is directed toward the side of a cover member, the cover member of must be transparent. In this case, a transparent material such as a glass plate, a plastic plate, a polyester film, or an acry film is used.

[0223] As the filler 4103, in addition to an inert gas

such as nitrogen or argon, ultraviolet ray ouring reals or thermosetting reals can be used, and PVC (polyving), chorido), scrip, polymicis, epopy reals, alticoner reals, PVB (polyving) butyrat), or EVA (ethylene-ving) scetate) can be used. In this embodiment, nitrogen was used as the tillar.

(0224) Further, in order to expose the filler 4210 to a hygroscopic material (preferably, barium oxide) or a material capable of adsorbing oxygen, a recess portion 4007 is provided on the surface of the sealing member 4008 at the side of the substrate 4001 and the hyproscopic meterial or the meterial 4207 capable of adsorbing payden is disposed. Then, in order to prevent the hyproscopic material or the material 4207 capable of adsorbing exygen from scattering, the hygroscopic material or the material capable of adsorbing oxygen are held in the recess portion 4007 by a recess cover member 4208, Note that, the recess cover member 4208 is formed into a fine mesh, and has such a structure that air or moleture is permeated and the hygroscopic material or the material 4207 capable of adsorbing oxygen is not permeated. The deterioration of the light emitting element 4303 cen be suppressed by providing therewith the hygroscopic material or the meterial 4207 canable of adsorbing payage.

[0225] As shown in Fig. 13C, at the same time as the formation of the pixel electrode 4203, a conductive film 4203a is formed to be in contact with the drawing wiring line 4005s.

[0226] The anisotropic conductive film 4300 includes a conductive filler 4300a. The substrate 4001 and the FPC 4006 are thermally compressed, so that the conductive film 4003a on the substrate 4001 and the FPC wiring line 4301 on the FPC 4006 are electrically connected through the conductive filler 4300a.

[6237] It is possible to freely combine Embodimenta 1 and 2 with Embodiment 3.

#### (Embodiment 4)

[9228] This embodiment describes electronic equipment of the present invention with reference to Figs. 14A to 14F.

19239] Fig. 14A is a schematic diagram of a portable information terminal according to the present invention. The portable information terminel is corrupt out the present invention. The portable information terminel is composed of a main body 2701a, portable information terminel is composed of a main body 2701a, portable information 2701d, a display unit 2701e, and attendar almost input port 27011. A display device having the extremal input port 27011. A display device having the structure almost in Embodimental Modera and Embodimental through 3 teach in the display unit 2701s. [2830] Fig. 148 is a schematic diagram of a personal computer according to the present invention. The personal computer is composed of a refin body 2702a, a

computer according to the present interface. The posonal computer is composed of a main body 2702e, a case 2702b, a display unit 2702c, operation switches 2702c, a power switch 2702e, and an external input port 27021. A display device having the structure shown in Embodiment Modes and Embodiments 1 through 3 is used in the display unit 2702c.

Deep virtual real volume of the control volu

a [8228] Fig. 340 lis a schemetic diagrem of a television according to the present invention. The television is composed of a mail body 2704a, a cese 2704b, a display unit 2704c, and operation evidence 2704d. A display discipled works shaving the structure shown in Embodiment 5 Modes and Embodiments 1 through 9 is used in the display unit 2704c.

ip233] Fig. 14E is a schematic diagram of a head mounted display seconding to the present invention he head mounted display is composed of a main body 2705a, monthor orthi?705b, a headband 2705c of eleplay unit 2705d, and an optical system 2705c. A display device heaving the structure shown in Embodient Modes and Embodiments 1 through 3 is used in the disless unit 2705d.

19234] Fig. 14F is a schematic diagram of a video camera according to the present invention. The video camera is composed of a main body 2708a, a case 270th, a connection unit 2706c, an integer receiving until 2706d, an eye-picce unit 2706b, a bittery 2706f, and a display unit 2706f, and a display unit 2706f, and a display unit 2706f. A display device having the structure shown in Embodiment Modes and Embodiment 1 through 9 is used in the display unit 2706f.

10235] Not smitted to the above-mentioned electronic se aquipments, the present invention can be applied to various electronic equipments.

[9235] The electric prever consumption of a display device can be reduced with the allorementioned structure of the present invention. In addition, it becomes possible to lengthen the display period in one frame period, even in the case in which the number of sub-time periods used for expressing gray calles to reduced. Thus, it becomes possible to provide a display device witch is capable of clear image display, and to provide

a method of driving the display device. [92327] Furthermore, the display period for a light emitting element per one firms period can be increased, and herefore the voltage applied between an anote and a cathode of the light emitting element can be set lover in the oase of expressing the same brightness per frame. It thus becomes possible to provide a display device with high reflectifity.

[0238] It is also possible to apply the present invantion to pell-light emitting type display devices using PDPs, ond the like, not only to display devices using OLED elements.

#### Cialma

#### 1. A display device comprising:

a means for dividing one frame period into a plurality of sub-frame periods;

means for selecting a light emitting state or a mon-light emitting state in each of the plurality of sub-frame periods in accordance with a n-bil digital signal (where n is a natural number) incut to a circle:

means for selecting a first display mode or a second display mode;

moans for inputting the n-bit digital signal to the platel as a first digital image signal during the 15 one frame period in the first display mode; means for inputting a first bit digital signal to a min-bit digital signaf (where m is a natural number less than a) of the n-bit digital signal to the pixel as a second digital firster signal to the pixel as a second digital firster signal to the pixel as a second digital firster signal to the pixel as a second digital firster signal signal to the pixel as a second digital firster signal signal to the pixel as a second digital firster signal signal to the pixel as a second digital firster signal signal to the pixel as a second digital firster signal sig

the pine dame period in the second display mode; and means for changing a length of each of the m sub-frame periods in the second display mode which are respectively corresponding to the

sub-frame periods in the second display mode which are respectively corresponding to the 2s second digital image signal, to glimes a length of each of the re sub-frame periods in the first display mode which are respectively corresponding to the first bit digital signal to the multiple digital signal of the first bit digital signal of the model of the first bit digital signal signal of the first bit digital signal sign

A display device according to claim 1 further comprising:

a pixel portion comprising the pixel as one of pixels in a matrix state;

a driver circuit for inputting the first digital image signal and the second digital image signal to the pixel; and

the pixel; and means for changing the second frequency of the driver clicult in the second display mode to 1/q limes the first frequency in the first display

 A display device according to claim 1 further comprising;

mode

e pixel portion comprising the pixel in a matrix state:

ets;

means for storing the first digital image signal in this memory in the first display made and for storing this second digital image signal in the memory in the second display mode; and means for changing the second frequency in the second display mode for reading out the second display mode for mediangly display mode in the second display mode for mediangly display mode for the second display mode for mediangly display mode for the second display mode for mediangly display mode for the second display mode for mediangly display display display display display mediangly display display

1/q times the first frequency in the first display mode.

- A display device according to claim 1 further comprising means for making brightness of the pixel lower in the second display mode than in the first display mode.
- A display device according to claim 1 further comprising:

a light emitting element in the pixet; and means for changing an electric potential applied to an electrode of the light emitting element to make brightness of the light emitting element lower in the second display mode than in the first display mode.

- A display device according to claim 1, the display device is selected from the group consisting of a computer, a television, and a video camera.
- 7. A method of driving a display device comprising:

dividing one frame period into a plurality of subframe periods:

selecting a light emitting state or a non-light emitting state in each of the plurality of subframe periods in accordance with a n-bit digital signal (where a is a natural number) input to a pixel:

pixer; selecting a first display made or a second display mode.

inputting the n-bit digital signal to the pixel as a first digital image signal during the one frame period in the first display mode; and

Inputting a first bit digital signal to are-thibit digital signal (where m is a natural number less than n) of the n-bit digital signal to the pixel as a second digital image signal during the one frame period in the second display mode.

wherein a length of each of the m sub-frame periods in the second display mode which are respectively corresponding to the second digital integration of the second digital integration of the subframe periods in the first display mode which are espectively corresponding to the first thicklight signal to the m-bit digital signal of the first digital image signal (where q is a number greater then 1).

 A method of driving a display device according to claim 7.

wherein a pixel portion comprises the pixel one of pixels in a matrix shape, and

wherein a driver circuit inputs the first digital image signal and the second digital image signal to the pixel, and wherein the second frequency of the driver clicuit in the second display mode is 1/q times the first frequency in the first display mode..

A method of driving a display device according to solicin ?

wherein a pixel portion comprises the pixel as

one of pixels in a matrix state, wherein the first digital image signal is stored in a memory in the first display mode and the sec-

and digital image signal is stored in the memory in the second display mode; and wherein the second frequency in the second display mode for reading out the second digital imses stonal from the memory is 1/o times the first

frequency in the first display made,

10. A method of driving a display device according to claim 7, wherein brightness of the pixel is lower in the second display mode than in the first display 20

11. A method of driving a display device according to

wherein the pixel comprises allight amitting el-

wherein an electric potential applied to an electrode of the light emitting element to make brightness of the light emitting element lower in the second display mode than the in the first display mode.

- An electronic equipment which uses the method of driving the display device according to delin 7.
- 13. A display device comprising:
  - a signal control circuit;
  - a display controller; and
  - a display,

mode.

wherein the display comprises a source signal line driver circuit, a gate signal line driver circuit, and a plurality of pixels,

a plurality of pixels,
wherein each of the plurality of pixels comprisas a light emitting element.

wherein the alignel control circuit comprises a CPU, a memory for storing a digital video signal and outputting a digital image signal to the display, and a memory controller.

wherein the display controller is electrically contacted to the source signal fine officer circuit for inputing a clock pulse for the source signal line driver circuit and a start pulse for the source signal line driver circuit, and a start pulse for the source signal line driver circuit, and to the gate signal line driver circuit. The puting a clock pulse for the gate signal line driver circuit and a start pulse for the gate signal line driver circuit.

wherein display of an Imaga is parformed by whiching between a first display mode in which gray scales are expressed by using first bit to -th bit (where it is a natural number) of the digital video signal, and a second display mode in which gray scales are expressed by first to a m-bit (where in is a natural number less than a) of the digital video signal,

wherein, in the first display mode, the memory controller writes the first bit to a-th bit of the digital video signed to the memory from the CPU, and outputs the first bit to a-th bit of the digital video signed written into the memory to the source signed line driver chould see the digital image signed.

wherein, in the second display mode, the memory controller writes the first bit to mi-bit of the displial signal to the memory from the CPU, and outputs writes the first bit to mi-bit of the displial video signal written into the memory to the source signal line driver cloud as the distalt imass signal, and

wherein the display controller lowers frequenor feach of the clock pulse for the source signal line driver circuit, the sisri pulse for the source signal line other circuit, the clock pulse for the gate signal line driver circuit, and the start pulse for the gate signal line orders circuit, and the start pulse for the gate signal line orders circuit in the second display mode compared to those in the first display mode.

14. A display device according to claim 13,

wherein a gray scale controller signal is input to the variable frequency divider circuit, and


wherein frequency of each of the clock pulse for the acures signal line driver circuit, the start pulse for the acures signal line driver drout, the tock pulse for the gate signal line driver circuit, and the start pulse for the gate signal line driver circuit are made lower in the second display mode compared to those in the first claries mode.

49 15. A display device according to claim 13,


wherein the displey controller comprises an electric power source controller circuit used for the light emitting element, and


wherein, in accordance with a gray scale controller input is the electric power cause contriburation in the electric power cause contribucincuit used for the light emitting element, expectition electric potential of the appeals gelectric of the light emitting element is changed as that the brightness of light emitted from the light emitting element in a light emitting state becomes less in the diserpiperiod corresponding to the 1-bit in the second display made, then that in the display pands oversponding to the 5-bit in the first display made where it as natural number less than thought.

 A display device according to claim 13, wherein the display device is selected from the group conversing of a video camera, a television, and a computer.











EP 1 251 481 A2











Fig.7








183 SF3 non-display Ee. 152 SF2 ũ 3 display T SFI Write in Period Ta Frame Period F Sub-Frame Period SF K Driving Voltage of Light Emitting Element

Fig.10









## EP 1 251 481 A2

